ProxeleraBangalore, India (on-site, five days a week)Full Time

Design Verification Engineer

Location
Bangalore, India (on-site, five days a week)
Type
Full Time
Conversation
~25 min
Company
Proxelera

About the role

Proxelera

Full-time role · On-site, five days a week · Bangalore, India


As a Design Verification Engineer at Proxelera, you’ll play a crucial role in the end-to-end chip design process, taking projects from specification to silicon. You’ll be part of a dynamic team of over 190 engineers working on cutting-edge AI, DSP, and wireless silicon technologies. This is a unique opportunity to tackle genuinely challenging verification tasks that go beyond the typical validation slice, making a real impact in the semiconductor industry.

Also a fit if you call yourself: Verification Engineer, Functional Verification Engineer, Design Verification Lead

The Work

  • You’ll drive the functional verification of IP, subsystems, and full chips, ensuring that our designs meet the highest standards of quality.
  • Build and maintain SystemVerilog and UVM environments, focusing on functional coverage and assertions to closure.
  • Debug failures to root cause across stimulus, DUT, and environment, collaborating closely with design and architecture teams.
  • Engage in protocol and interface verification for standards like PCIe, DDR4/DDR5, Ethernet, and more, ensuring robust performance across various platforms.
  • You’ll also have the opportunity to work on DFT, security verification, and FPGA or emulation verification as the team grows.

What You'll Need

  • You’ve hands-on experience with functional verification of real silicon, demonstrating your ability to debug to root cause across stimulus, DUT, and environment.
  • Proficiency in SystemVerilog and UVM, with a proven track record of building or materially extending testbenches.
  • Familiarity with industry simulators like Questa, VCS, or Xcelium, and experience with at least one protocol worked end-to-end.
  • You’ve successfully driven functional coverage and SVA assertions as a practice, not just a checklist.

Even Better If

  • You have experience with full-chip or subsystem scope beyond IP and block level.
  • Familiarity with gate-level simulation, low-power UPF, and CDC.
  • Exposure to formal verification on real properties and VIP-based environments.

Who Thrives Here

  • You are someone who enjoys tackling complex verification challenges and thrives in a fast-paced environment where you can take ownership of your work.
  • You communicate effectively with cross-functional teams, ensuring alignment and collaboration throughout the verification process.
  • You have a proactive mindset, ready to build trust and rapport with colleagues, especially in a team that values innovation and quality.

The Team

You’ll be joining a collaborative team led by Raghavendra Mohan V, who oversees delivery and operations. The verification team is integral to Proxelera's mission, working closely with the CEO, Ravi Shankar Rao, who is personally invested in building a strong verification culture.

Comp, Logistics, and Benefits

This is a full-time role based in Bangalore, requiring on-site presence five days a week. The hiring team will share compensation details directly.

Benefits include:

  • Health insurance
  • Paid time off
  • Professional development opportunities
  • A supportive environment for innovation and growth

If you’re ready to take on the challenge of building the future of chip design verification, we want to hear from you!

What you'll bring

SystemVerilogUVMfunctional verificationfunctional coverageassertionsSVAtestbench developmentQuestaVCSXceliumprotocol verificationPCIeDDR4DDR5EthernetDFTsecurity verificationFPGA verificationemulation verificationgate-level simulationUPFCDCformal verificationVIP-based environments

How you work

Ownershipproactive mindseteffective communicationcross-functional collaborationdebugging/problem solving

About Proxelera

©2026 NaviiNeopolis Global, IncTerms
Design Verification Engineer at Proxelera · Navii